We have developed a process to integrate microstripline wiring with transition edge sensors (TES). The process includes additional layers for metal-etch slOp and dielectric adhesion 10 enable recovery of parameters achieved in non-microstrip pixel designs. We report on device parameters in close-packed TES arrays achieved with the microstrip process including Rn. G. and Tc uniformity. Further. we investigate limits of this method of producing high-density. microstrip wiring including critical current to determine the ultimate scalability of TES arrays with two layers of wiring.
Introduction
Supercpnducting transition edge sensors have enabled substantial increase in the size of arrays of sensitive cryogenic detectors due to their ease of lithographic fabrication and integrability with multiplexed amplifiers. Here. we explore a more practical aspect of scaling to large format arrays: integration of superconducting microstrip wiring with transition edge sensors. One of the limitations of the pixel pitch and scalability of transition edge sensor arrays is the amount of space one needs 10 dedicate 10 the bias wiring in between pixels. We address the specific geometry for single photon microcalorimetric sensors for high photon energies ( > 100 eV). in which a separate absorber layer is attached to the sensor such that the sensor element and its wiring can be located underneath the absorber.
) Low Tomp Phy. (2012) 167:547-553 For several pixel types and sizes, narrow gaps between the attached photon absorbers have been demonstrated with a number of different assembly techniques [1] [2] [3] [4] [5] . In th is configuration, wiring can be in the same plane as the pixels but large arrays will then have dense wire bundles. High density wiring has the potential for increased electromagnetic interactions (crosstalk) and decreased yield. In large arrays of small pixels, wiring typically determines the ultimate pixel pitch while contact pad and heatsinking requirements determine the chip size external to the array.
Microstripline geometry, where the pixel bias line and its return are stacked, is a straightforward means of reducing the area needed for wiring as compared to coplanar designs where the bias and return lines run side-by-side. Proper design of microstrip will generate lower magnetic fields due to the bias current than coplanar leads and reduce coupling of higher frequency signals among neighboring bias lines. We have developed a process order that achieves the configuration shown in Fig. I , integrating multilayer wiring with TES senson; that have all standard components including normal metal noise suppression, overhanging absorbers, and on-chip heatsinking. We have fabricated kilopixel scale arrays using the multilayer wiring as well as coplanar wiring to verify device performance with the new process. We have further explored the limitations of our microstrip procedure in scaling to denser wiring, to examine whether yield and electrical requirements (such as critical current) are met in the smaller wires.
Fabrication
We describe a process that integrates superconducting microstripline with a TES bilayer with Au as the noble metal top layer in a kilopixel (32 x 32) microcalorimeter array. The process description starts with our TES-to-Iead attachment method and then adds the additional steps to enable the stacked lead arrangement. Fin;t, we select thermally oxidized silicon wafen; to be coated with a target thickness of low-stress (silicon rich) plasma enhanced chemical vapor deposited (PECVD) SiN. Alignment marks are etched into the dielectric and then the substrate cleaned for TES deposition. We use a high temperature electron beam (e-beam) molybdenum deposition followed bye-beam gold after allowing time for the substrate to cool, but the methods described here are transferrable to any noble metal top layer (Au, Cu, Ag, Pd, AuPd, etc.). For microstrip leads, we typically add a thin silicon oxide layer before the bilayer deposition to prevent roughening of the nitride membrane surface during subsequent etches.
Standard photolithographic techniques using a contact printer in hard contact will be used for all steps (although methods using different contact modes and optical reduction can also be employed). The Au layer is patterned and ion milled to define the TES detector elements, leaving a continuous Mo sheet on the wafer. Superconducting lead material (in our case, Nb) is then deposited over the entire wafer. This material is patterned to leave rails on both sides of the TES element as well as pads and the wider return line (6 ",ms wide for the 300 iJffi pixel). In a coplanar arrangement, the leads would now be complete.
To enable the microstrip lead geometry, a thin layer of e-beam deposited Mo is added to the TES regions to enable adhesion of the insulator. Mo is selected due is deposited, where the wafer temperature is kept below 200'C to prevent diffusion effects or dramatic resistance changes in !he Mo/Au detector element.· Vias through !he Si0 2 layer to one Nb bias rail (and contact pads as needed) are plasma etched. The base wiring layer is !hen cleaned wi!h an in situ argon sputter and !he top lead layer is deposited. After etching !he Nb top layer, typically 2/3 of the insulating layer remains, having protected !he TES and o!her regions during the long clean. The insulator over the TES and the adhesion layer is removed using the same dry etch followed by a wet etch removal of the oxide remaining over the exposed membrane regions of the pixel. Thus, the insulating layer in the microstrip is entirely removed from the pixel except !he region on top of the leads. The thin oxide underlayer deposited prior to the bilayer remains under the TES and leads but is removed from the open areas of the membrane, allowing the thermal conductance to again be defined by the silicon nitride !hickness. The fully defined microstrip circuit is shown in Fig. 2 . It is important that the nitride membrane is not roughened in the oxide removal steps to approach the thennal conductance geometry of the non-micro,trip design. This microstrip fabrication technique contrasts with earlier reports [6, 7] . For example the choice of liftoff for lead and insulator regions [6] is less conducive to scaling to tight lead spacing since the method relies on narrow photoresist features between wires that are further narrowed by the undercut required for the liftoff. The SCUBA II fabrication [7] uses similar lead etch but omits the sacrificial Mo adhesion and oxide underlayers. The Mo layer generalizes the described technique to more metalloxide combinations (e.g. Au and PECVD Si(h) and it is hoped that the oxide underlayer will promote better uniformity and reproducibility in the membrane thermal conduclance.
After the oxides have been removed, the microstrip definition is complete and the device is built up conventionally. Normal metal bars, front side heatsinking, contact pads, and other required metal structures are added via liftoff depositions. Membrane perforations to define the thermal conductance are added with a silicon nitride reactive ion etch. Then a 3-4 ~ thick photoresist layer is patterned to provide absorber attachment locations to both the TES and to open areas of the membrane. Typically this "stem" (absorber support post) area is minimized to reduce electrical effects on the TES [8] and hot phonon loss to the membrane [9] . A seed layer (typically TI/Au) is deposited for electroplating. The absorber film thicknesses (Au for thermalization, Bi for low heat capacity material with reasonable photon absorption cross-section)
. are electroplated, patterned lithographically and Ar ion milled. While the substrate is positioned at an angle of 20 degrees to the ion mill bearn, some photoresist etchback can occur during the etch. In practice, the minimum gap between absorbers will approach the thickness (i.e., about 5 ~s in this case).
With all metallization and etches complele, individual array chips can now be yielded from the wafer. The bilayer absorber is susceptible to oxidation and interdiffusion, so an effort is made to keep the heating time and oxygen exposure at elevated temperature to a minimum. The device-side of the wafer is mounted in wax to a backing wafer (at a temperature of 120°C for less than 0.5 hours) and patterned for backetch. After deep reactive ion .etching to the thermally deposited silicon dioxide etchstop, the Si02 is removed in a wet etch and the wafer is soaked in acetone overnight to remove the wax and pholoresist sacrificial layers. Parts are dried in a liquid C02 critical point dryer. Testing of large format arrays we have produced using this microstripline technique is in progress. We have a few measurements available but await a larger statistical sample to report full uniformity and reproducibility results. We can, however, discuss the basic electronic performance of the arrays and infer some design requirements from them. Devices showed low sensitivity to magnetic field generated from the bias when microstripline wiring was integrated. In Fig. 3 , measurements are shown on typical pixels within the microstrip kilopixel array when other pixels are biased at high currents. In each case, six other pixels are biased such that their bias currents run close to the measured pixel, though on the righthand plot, some of the six pixels are also located near to the measured pixel in the array. The Ie (B) curve of these pixels is known to be a sensitive measurement of fields applied to the TES devices [8, 9] . When the neighbors are biased at high currents, the beat generated is sufficient to suppress the magnitude of the critical current (through local increase in the base temperature of the silicon frame) without perceptibly shifting the magnetic field sensitive features in the data. The Ie (B) curve shows no change in location of the peaks in Ie. indicating that a negligble field is applied by the nearby bias. The reduction of amplitude of Ie on the righthand figure indicates thermal effects from dissipation in the nearby pixels. Results were independent of polarity and reproduced with raising the bath temperature at zero bias.
These encouraging observations are consistent with realizing the benefits of microstrip field cancellation as indicated by a simple calculation of the fields applied in our detector geometry. The Biot-Savart first order fields generated by the selfcancelling pair of wires in the microstrip (300 nm wire separation) are three orders of magnitude lower than that of the coplanar wiring (4 ~ wire separation) at practical distances (20-100 ~s).
Device parameters and the ultimate limits of microstripline using our fabrication procedure in TES arrays have been investigated. Microstripline arrays with TES operation temperatures (bilayer Tel) of 85 mK and 155 mK have been fabricated and tested. In each case, the thermal conductance G of the SiN membrane was measured using device current-voltage (IV) characteristics and complex impedance as a function of bias. G (0.1 K) varied from the expected value of 250 pWfK for the high temperature device to 400 pWfK in the low temperature design. However, the cause of the variation is still being investigated and we are not certain if it can be attributed to the incorporation of nticrostrip or some other material (e.g. SiN membrane) or a change in the heatsinking requirements of the silicon frame at the different operating temperatures.
Narrower wires and spacing between wires will enable larger arrays. A estimate of the achievable size of array (N x N) where N2/4 pixels are wired in N muntons is c ~ N /4 where c is the wirecount in an interpixel bundle. The interpixel spacing divided by w , the sum of the wire width and spacing, determines the maximum wirecount for an array. In our 32 x 32 array, 80 micron interpixel spacing is populated with w = 9 micron such that c = 8 wire pairs per bundle are allowed. The relatively wide microstrip on the 9 !IIJ1 pitch (6 nticron bottom lead and 3 !IIJ1 top lead) carried in excess of 5 rnA at low temperatures. We produced several wire patterns using the device process reported above to determine whether the process scales to finer-wire lithography. Figure 4 shows, in the narrowest region, a 1 !IIJ1 wire atop a 2 !IIJ1 return line. The 2 !IIJ1lines were observed to carry greater than 2.rnA currents at low temper-. ature while the 1 !IIJ1 measurements are underway. A 4 !IIJ1 pitch microstripline would enable an 80 x 80 array maintaining the same munlon width of the current design.
In conclusion, we have demonstrated a process for production of microstripline TES arrays. Benefits of the low magnetic field have been realized while device parameter variance is under study. Initial attempts to scale to uitrafine wiring suggest that a 4 !IIJ1 wire pitch microstripped 6400 element array is feasible in our 300 !IIJ1 absorber design. Our future work will concentrate on high performance wiring for enabling these larger formats.
